

Low Temperature Fabrication of Aqueous Solution Processed Flexible Indium Oxide Transparent Thin-Film Transistors on a Plastic Substrate

Young Hwan Hwang¹, Jin-Suk Seo¹, Yun Yong Nam¹, Min Ki Ryu², Sang-Hee Ko Park², and Byeong-Soo Bae¹

¹Lab. of Optical Materials and Coating (LOMC), Dept. of Materials Science and Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon 305-701, Korea

Tel.: 82-42-350-4119, E-mail: bsbae@kaist.ac.kr

²Oxide Electronics Research Team, Electronics and Telecommunications Research Institute (ETRI), Daejeon 305-700, Korea

Keywords: Indium oxide TFT, Solution process, Low-temperature fabrication, Flexible oxide TFT

Abstract

An aqueous route enables the fabrication of indium oxide (IO) TFT at low temperature, below 200 °C. The optimized IO TFT exhibits a mobility of 3.64 cm²V⁻¹s⁻¹ with 200 °C annealing. The vacuum and humid O₂ post annealing activates the IO TFT even with 125 °C annealing due to the effective removal of impurities and oxidation. The flexible transparent IO TFT is fabricated on a PEN substrate and the device exhibits mobility over 4 cm²V⁻¹s⁻¹ and S.S. 210 mV/dec with a turn-on voltage around 0 V. Also, the detailed stability of the flexible transparent TFT will be demonstrated.

1. Introduction

Metal oxide semiconductors (MOS) attract great interest for next generation display driving circuitry due to their favorable mobility, good environmental stability, and transparency.¹ The solution process allows the preparation of MOS at low cost with good large area uniformity and yields while vacuum based process, such as sputtering and ion beam assisted laser deposition, requires high cost and complex equipment¹. Also, it enables the direct patterning, such as ink-jet printing and roll-to-roll process which could replace the conventional lithographic techniques. However, the high annealing temperature for oxide formation restricts the application of solution process.

In this study, we report a novel aqueous route for fabrication of oxide TFT at low temperature. The aqueous route allows the formation of unique structure of indium complex and low annealing temperature. The additional post annealing facilitates the formation of oxide at low temperature. Finally, the optimized IO TFT is fabricated on flexible PEN substrate which exhibits good electrical performance and bias stability.

2. Experimental

The Aqueous solutions for the IO channel layer was

prepared by dissolving indium nitrate hydrate in DI water. The solution was stirred at room for 6 h to make a transparent and homogeneous solution. The aqueous solution was filtered through a 0.22 μm syringe filter (PTFE, GE) and spin-coated atop of the SiO₂/Si substrate at a speed of 5krpm for 30 s. The as-deposited layer was annealed on a hot-plate under ambient atmosphere. The additional vacuum and humid O₂ post annealing was applied using rapid thermal annealing (RTA) system for 0.5 and 1 h, respectively. The optimized IO thin-film, annealed 200 °C, is implanted on transparent TFT structure on a flexible PEN substrate. The bottom-gate, bottom-contact type structure is adopted for this device. The PEN substrate is attached on the carrier glass for the glasslike process using cool-off-type adhesive (Intelimer)². The IO TFT was fabricated at low temperature, maximum process temperature of 200 °C. After fabrication process, the flexible transparent IO TFT is easily delaminated at low temperature (below 10 °C).

3. Results and discussion

The IO TFTs were fabricated through aqueous route with low temperature annealing. The IO TFT was activated even at 175 °C without any further process³. The Fig. 1. shows the annealing time and temperature dependency IO TFTs. As annealing temperature increases, the transfer curve tends to shift to the negative voltage due to the generation of oxygen vacancy from higher thermal energy.

The naturally born indium complex, hexa-aquo ions with centred indium cation, enables the low temperature oxide formation⁴. The optimized IO TFT, annealed at 200 °C, exhibits mobility of 3.64 cm²V⁻¹s⁻¹ and S.S. of 230 mV/dec with turn-on voltage of 0 V. Additionally, zinc cation is adopted into IO matrix to control the carrier concentration for various applications.

In order to decrease the annealing temperature the vacuum and humid O₂ post annealing were followed to the 125 °C ambient annealed thin-film. The vacuum annealing facilitates the condensation reaction by effectively removing the by-product water molecule and removes the

impurities which interrupt the oxide formation. In addition, the post humid O_2 annealing enables the oxidation of remaining unreacted indium species⁵. After the post annealing, the IO TFT is activated even at 125 °C and exhibits the mobility over 3, S.S. of 0.79 with a turn-on voltage of 0 V. (Fig. 2.) This result indicates that post annealing is a proficient method to fabricates the oxide TFT at low temperature by effective removal of impurity and facilitate the oxide formation.




Fig. 1. Transfer characteristics of In_2O_3 TFTs according to the annealing temperature and time.




Fig.2. Transfer characteristics and mobility of the vacuum and humid O_2 post annealed In_2O_3 TFT at 125 °C.

The transparent IO TFT is fabricated on the flexible PEN substrate. The MOSs are unique class of materials that exhibits semiconductor property and transparency, simultaneously, which are usually considered as a contradictory property. The Fig. 3. shows the photo image and electrical performance of flexible transparent TFT. The device exhibits good performance, mobility of 4.04, S.S. of 210 mV/dec, and turn-on voltage near origin. The flexible transparent TFT shows good resistance to the external positive and negative bias stress, less than 1.5 V and 0.5 V with 10000 s, respectively³. Additionally, the stability against illumination and gate bias will be demonstrated.




Fig. 3. Photo image (a) and transfer characteristics (b) of transparent In_2O_3 TFT on a flexible PEN substrate.

Acknowledgment

This work was supported by the Materials Original Technology Program (10041222) funded by the Ministry of Knowledge Economy (MKE, Korea). This work was supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MEST) (CAFDC- 20120000822).

References

1. T. Kamiya and H. Hosono, *NPG Asia Mater.*, 21(1), 15 (2010).
2. S. Yang, J. Y. Bak, S.-M. Yoon, M. K. Ryu, H. Oh, C.-S. Hwang, G. H. Kim, S.-H. K. Park, and J. Jang, *IEEE Electron Device Lett.*, 32(12), 1692 (2011).
3. Y. H. Hwang, J.-S. Seo, H. Park, S. Yang, S.-H. K. Park, and B.-S. Bae, *Nature Mater.*, submitted.
4. Kozhevnikova, G. V. & Keresztury, G., *Inorganica Chimica Acta*. 98(1), 59 (1985).
5. Y. H. Hwang, Jun-Hyuck Jeon, and Byeong-Soo Bae, *Electrochem. Solid-State Lett.*, 14(7), H303 (2011).